

| | | |
|----------------------|-----------------------|---|
| First Named Inventor | Christophe Chevallier | INFORMATION DISCLOSURE STATEMENT |
| Serial No. | Unknown | |
| Filing Date | Filed herewith | |
| Group Art Unit | Unknown | |
| Examiner Name | Unknown | |
| Attorney Docket No. | 400.184US05 | |

Title: IDENTIFYING LINE WIDTH ERRORS IN INTEGRATED CIRCUIT DESIGNS

Mail Stop: Patent Application
 Commissioner for Patents
 P. O. Box 1450
 Alexandria, VA 22313-1450


In compliance with 37 C.F.R. §§ 1.56 and 1.97, *et seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified Application. Applicant respectfully requests that this Information Disclosure Statement be entered and the references listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to MPEP §609, Applicant further requests that the Examiner initial next to each reference on the Form 1449 to indicate that the listed references have been considered. Applicant further requests that a copy of the initialed Form 1449 be returned with the next official communication.

Further pursuant to MPEP §609, because all of the references listed on the attached Form 1449 have been previously submitted and made of record in the parent application, U.S. Patent Application 10/199,727, filed July 19, 2002, copies of the references previously made of record in the parent application are not submitted herewith.

If the Examiner has any questions or concerns regarding this application, please contact the undersigned at the number listed below.

Respectfully submitted,

Date: 02-19-2004


 Tod A. Myrum
 Reg. No. 42,922

Attorneys for Applicant
 Leffert Jay & Polglaze, P.A.
 P.O. Box 581009
 Minneapolis, MN 55458-1009

T - 612/312-2200
 F - 612/312-2250

| | |
|----------------------|-----------------------|
| First Named Inventor | Christophe Chevallier |
| Serial No. | Unknown |
| Filing Date | Herewith |
| Group Art Unit | Unknown |
| Examiner Name | Unknown |
| Attorney Docket No. | 400.184US05 |

INFORMATION DISCLOSURE
STATEMENT
FORM PTO-1449

Title: IDENTIFYING LINE WIDTH ERRORS IN INTEGRATED CIRCUIT DESIGNS

| Foreign Patent References | | | | | |
|---------------------------|----------------|-----|------|------------------|----|
| Examiner Initials | Foreign Patent | | Name | Publication Date | T? |
| | Country | No. | | | |
| | | | | | |

| Other References | |
|-------------------------|----------------------------------|
| Examiner Initials | Author, Title, Date, Pages, etc. |
| | |

| | | | |
|---|--|-----------------|--|
| Examiner Signature | | Date Considered | |
| *Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. <u>Include copy of this form with next communication to applicant.</u> | | | |

*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.